Low-Power Clock Reference Circuit for Intermittent

Recommend Documents

Low-Power Clock Reference Circuit for Intermittent Operation of

be used as a reference clock for intermittent operation in power aware LSIs. ... operate for a long time with limited energy resources such as .... TT: TC=100 ppm/.

A Reference-Less Clock and Data Recovery Circuit ... - IEEE Xplore

Mar 24, 2014 - AbstractâA reference-less half-rate digital clock and data recovery (CDR) circuit employing a phase-rotating phase-locked loop (PRPLL) as ...

A Reference-Less Clock and Data Recovery Circuit ... - IEEE Xplore

Mar 24, 2014 - AbstractâA reference-less half-rate digital clock and data recovery (CDR) circuit employing a phase-rotating phase-locked loop (PRPLL) as ...

A Reference-Less Clock and Data Recovery Circuit ... - IEEE Xplore

Mar 24, 2014 - CDR achieves error-free operation (BER < 10. ) with PRBS ... locked loop, phase-rotating PLL, phase interpolator, reference-less. FLL, DCO ...

A HighPerformance, LowPower Chip Multiprocessor for ... - CiteSeerX

a4-31G basis function set, using GAMESS, on Pentium-III@500MHz with 512MB Main Memory. (Generation of Initial Integrals) for a = 1,Mi for b = 1,Mj for c = 1, ...

low power consumption digital clock recovery circuit

shape jitter â ISTJ, and it would not be considered in mathematical model that follows. In real conditions due to symbol shaping (eg by Niquist filter with roll-off ...

Software-defined Intermittent Networking: Reference Scenario and ...

Mar 15, 2017 - 2.2 Examples of unmanned vehicles currently used in maritime scenarios ..... This behaviour allowed the tagging of ï¬shes with a custom-made ...

A novel clock recovery circuit for fully monolithic ... - Semantic Scholar

Index TermsâClock and data recovery circuit, clock recovery circuit, fully monolithic integration, injection locking, and optical transmission systems.

Design and characterization of a clock distribution circuit for QCA

In this paper we introduce and characterize a novel circuit design for low power clock distribution for quantum- dot cellular automata (QCA) systems.

Clock recovery circuit for optical packets - IEEE Photonics Technology ...

C. Bintjas, K. Yiannopoulos, N. Pleros, G. Theophilopoulos, M. Kalyvas, H. Avramopoulos, and G. Guekos. AbstractâWe demonstrate an all-optical clock ...

Clock Frequency Doubler Circuit for Multiple ... - IEEE Xplore

Frequencies and its Application in a CDN to Reduce Power. John Reuben. SENSE, VIT University,. Vellore, India [email protected]. Abstract- The frequency ...

Phase detector for data-clock recovery circuit

Nov 4, 2001 - Phase detector for data-clock recovery circuit. A. Hati, M. Ghosh and B.C. Sarkar. A new type of phase detector which can be used in data-clock.

Clock Frequency Doubler Circuit for Multiple ... - IEEE Xplore

immense use in digital CMOS systems. Such a circuit is especially useful in a clock distribution network where the clock signal can be distributed at a low ...

Accelerating Frames of Reference and the Clock

The Lorentz-Einstein transformations are obtained by a method which enables one to derive a coordinate transformation between an inertial frame of reference ...

Carrier and clock reference recovery for quadrature ...

Page 1. Page 2. Page 3. Page 4. Page 5.

A 25MHz All-CMOS Reference Clock Generator for XO-Replacement

mined, it can be stored in nonvolatile memory (NVM). Voltage-, or bias- .... Schematic of the CHO chip architecture including LCO detail. The buses from the MTP ...

www.motionconcepts.com TRx ULTRA-LowPower Positioning System ...

This module increases seat-to-floor height and limits front rigging options. .... NY 14150 TOLL FREE TEL: 1.888.433.6818

OpenWSN: a standardsbased lowpower wireless development ...

TRANSACTIONS ON EMERGING TELECOMMUNICATIONS TECHNOLOGIES. Trans. Emerging Tel. Tech. 2012; 23:480â493. Published online in Wiley Online ...

LowPower Adaptive Pipelined MPSoCs for Multimedia: An ... - CiteSeerX

Jun 10, 2011 - where all the ASIPs were running at 1 GHz and XT-XENERGY was configured for a ... T = 9,100 clock cycles to have a conservative bound.

Reference Guide for the Midland County Circuit Court Records ...

To review the case file visit the MCHS Archives in the H.D. Doan History ... Folder title with case # (example: NL#1063)

Reference-Circuit Analysis for High-Bandwidth Spin ... - IEEE Xplore

Transfer Torque Random Access Memory ... Email: {bksong, lataehee, and sjung}@yonsei.ac.kr ... access memory (STT-RAM) is demanded for wearable.

ËC CMOS Voltage Reference Circuit for ... - CiteSeerX

Department of Electrical and Electronics Engineering, Kobe University, 657-8501, Japan. E-mail: k ... cess compensation in analog circuits has been developed in 0.35- m CMOS process. ... on the translinear principle. We operate all ...

Reference Guide for the Midland County Circuit Court Records ... [PDF]

Researching the Collection. To research the collection online utilize the Advanced Search feature of the MCHS Online Archive. In the field Catalog Number: ...

Analysis and Minimization of Short-Circuit Current in Mesh Clock ...

tion network. Tree is more commonly used in ASIC design. It is however very ... Clock distribution network consumes larg

Low-Power Clock Reference Circuit for Intermittent

Download PDF

0 downloads 0 Views 1MB Size Report

Comment

AbstractâA low power on-chip reference clock generator consisting of ... transceiver circuits. Microwatt ... region to achieve ultra-low power consumption.

Low-Power Clock Reference Circuit for Intermittent Operation of Subthreshold LSIs Ken Ueno, Tetsuya Asai, and Yoshihito Amemiya Department of Electrical Engineering, Hokkaido University, Sapporo 060-0814 Japan Tel: +81-11-706-7149, Fax: +81-11-706-7890 E-mail: k [email protected]

Abstract— A low power on-chip reference clock generator consisting of subthreshold MOSFET circuits is proposed. It uses a simple frequency-locked loop technique with no inductor, quartz resonator, or MEMS oscillator. Theoretical analyses and a SPICE simulation with 0.35-µm CMOS parameters showed that the clock frequency could be controlled in the frequency range of 10-1000 kHz. When operated at 170 kHz, the generator showed a temperature coefficient of 100 ppm/˚C, a line sensitivity of 3%/V, and a power consumption of 20 µW. Our clock generator can be used as a reference clock for intermittent operation in power aware LSIs.

0I#-.),:*7(8-.*6%99:/

;:(5F*.-C-.-)5-*5".5%"#

H)#-.&"##-)#* (9-.,#"()

>%#/*B,#"(* 5()#.(::-.

?>=* ;()2-.#-.

>67* A*