Digital dual-loop DLL design using coarse and fine loops

4 downloads 0 Views 1MB Size Report
Jul 30, 2002 - U.S. Patent. Aug. 10, 2004. Sheet 6 6f 20. US 6,774,690 B2. 0* .0E. 30x40 c530. 3830. @0269: 38:0 Evjo. 58:0. 295. 5:0 ...
US006774690B2

(12) Unlted States Patent

(10) Patent N0.:

Baker et al.

(45) Date of Patent:

(54) DIGITAL DUAL-LOOP DLL DESIGN USING

(56)

(73)

U_S_ PATENT DOCUMENTS

Inventors: R. Jacob Baker, Meridian, ID (US);

5,109,394 A

Feng Lin, Boise, 1]) (Us)

5,355,037 A

Assigneez Micron Technology’ Inc” Boise, ID (Us)

4/1992 Hjerpe et a1. ............. .. 375/119

10/1994 Andresen et al.

.

(Hi) Nome:

(21)

.

.

.

2/1997 Saitoh et al. ....... ..

5,744,991 A

4/1998 Jefferson et a1. .... ..

327/158

5,963,069 A

* 10/1999 Jefferson etal. .... ..

327/158

6,069,506 A

sublect?o any dlsclalmeritheterm Ofthls

(22) Filed:

1.

6,297,680 B1

10/2001

_

8/2000 Keeth et a1. ........ ..

6,445,231 B1 * .

........ .. 327/156

........... .. 331/25

10/2000 Jefferson et a1. .. Kondo ........... ..

370/517

326/39 327/278

9/2002 Baker et a1. .............. .. 327/158

.

‘med by exammer _

Primary Examiner—Dinh T. Le

Prlor Pubhcatlon Data

(74) Attorney, Agent, or Firm—SchWeg1nan, Lundberg, Woessner & Kluth, PA

(57) Related US. Application Data

ABSTRACT

A dual-loop digital delay locked loop (DLL) is provided.

Continuation of application No. 09/585,035, ?led on Jun. 1, 2000, now Pat. N0- 6,445,231Int Cl 7 H03L 7/06_ H031) 3/24

(52) U

1

6,101,197 A

US 2002/0180501 A1 Dec. 5, 2002

(51)

,1.

6,130,552 A

_

(63)

M11

U-S-C- 154(b) by 0 days~

Jul. 30,2002

(65)

5/2000

Patent 15 extended or adlusted under 35

*

375/376

4/2000 Eto et al. .................. .. 327/158 *

6,075,415 A * 6/2000 Mini; el

APPL N0; 10/20g,060

307/602

5,604,775 A

6,049,239 A .

Aug. 10, 2004

References Cited

COARSE AND FINE LOOPS (75)

US 6,774,690 B2

The DLL includes a coarse loop to produce a ?rst delayed signal and provides a Wide frequency lock range. The DLL further includes a ?ne loop connected to the coarse loop to

Ci """""""""""" "5i','7/158_ 327/1’56_ 327078

produce a second delayed signal and provides a tight lock ing. This dual-loop architecture can provide robust operation

375/376

(58)

.

.

.

.

.

dt ht h t d fd l iligns'lg Sync rOmZa Ion Over a W1 e range 0 e ay Vana

Field of Search ............................... .. 327/156, 158,

327/264, 263, 270, 3, 12, 278, 291, 147; 375/376, 374

47 Claims, 20 Drawing Sheets

l l l l

l

l

a

' CLKin

I

: I

1‘

268 ‘i 506 We i

D Q

I

CLKout

'

—1——’",

0*

a

504

1

:

1

11

1 SR 306

|

I

I

51° {

I

REGISTER CONTROL

,

1

I

r

15 l _

_ _

_

_

_

_

_

_

_

_ _

_

_ _ _

_

_ _

_ _

T _

308

_

_

_ _

J

U.S. Patent

Aug. 10, 2004

Sheet 1 0f 20

wow _mvm onz N:

w:

US 6,774,690 B2

E

..

mjoEz

2,6% 5&8E0

Q2m? H5%0

m Pv_z.3

_‘1.2150

AN >0xm\In

_E.|1£|]50

mm.OE

on.OE

U.S. Patent

Aug. 10, 2004

Sheet 6 6f 20

US 6,774,690 B2

0*.0E

25:0 95 Evjo 58:0 38:0

@02693:8 0

c530

30x40

U.S. Patent

Aug. 10, 2004

Sheet 7 0f 20

US 6,774,690 B2

D G m P _

.o _ A1-1l

m.|_5w8~:n0 .- §=J1_.

5_~6% _Il

Hm85.2%. 8528 _

_

_



U.S. Patent

Aug. 10, 2004

@3 0

58:0

Sheet 8 0f 20

US 6,774,690 B2

U.S. Patent

Aug. 10, 2004

Sheet 9 0f 20

US 6,774,690 B2

H

71%

2N71I0O%S I

Suggest Documents