Directed Self-Assembly Process Integration Fin Patterning

0 downloads 0 Views 4MB Size Report
FIN PATTERNING APPROACHES & CHALLENGES ... SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014 ... Double Patterning Pitch Division (DPPD).
DIRECTED SELF-ASSEMBLY PROCESS INTEGRATION FIN PATTERNING APPROACHES & CHALLENGES SAFAK SAYAN ROEL GRONHEID, KIM MIN-SOO, BT CHAN, FRIEDA VAN ROEY LANCE WILLIAMSON, PAUL NEALEY

© IMEC 2014

MOTIVATION: Directed Self Assembly (DSA) offer alternative ways to extend optical lithography cost-effectively for sub-10nm nodes.

Pushing the limits of 193 nm immersion lithography

DSA pattern transfer to commonly used device integration materials such as silicon, silicon nitride, and silicon dioxide have been demonstrated

DSA integration to CMOS process flows, including cut/keep structures to form fin arrays, is yet to be demonstrated on relevant film stacks (front-end-of-line device integration).

 Demonstration will confirm and reinforce its viability as a candidate for sub-10nm technology nodes.

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

PITCH DIVISION METHODS FOR FIN PATTERNING PITCH DIVISION has been achieved by; ▸ Double Patterning Pitch Division (DPPD) ▸ Spacer Based Pitch Division (SBPD) - Hard mask image transfer methods (Double, Triple, Quadruple)

DOUBLE EXPOSURE

© IMEC 2014

LELE

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

SADP

SAQP

Source: http://en.wikipedia.org/wiki/Multiple_patterning

PITCH DIVISION BY DSA Another possible method for pitch division is DSA

Pitch division can be defined by the Lo of the BCP used ▸ Example: - P = 84 nm - Lo = 28 nm - PITCH DIVISION: 84/28 = 3

DSA

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

DSA

LINE FLOW

Lamellar Phase BCP (PS-PMMA) assembly Lo = 28 nm Ls = 84 nm (patterned pitch) “3X density multiplication” © IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

LINE FLOW AT IMEC LiNe flow had been successfully demonstrated on 300mm wafers at IMEC

BCP assembly Lo = 28 nm Ls = 84 nm (patterned pitch) “3X density multiplication”

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

Increasing Dose

FIN PATTERNING VIA LINE FLOW AT IMEC: SI-ETCH TEM RESULTS ▸ TEM analysis on DSA pattern transfer with encapsulation process. ▸ Result: Trenches get deeper with increasing silicon etch time

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

IMEC N7 ASSUMPTION ▸ Referring to the design rule of (N7) 7nm technology node, the fin patterning has smaller pitch requirement at sub-30nm. ▸ IMEC assumption is 4-FIN, 3-GATE structures ▸ DSA could offer solution with BCP of 28nm (L0) that would fit into the 7nm technology node requirement. GATES

FINS

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

CONVENTIONAL FIN PATTERNING

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

APPROACHES FOR FIN PATTERNING Active Area Definition BEFORE Pitch Division

Cut-1st HM Approach * * IP filed in US & Europe © IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

AFTER Pitch Division

“Cut-Last Approach”

CUT-LAST APPROACH: DEFINING ACTIVE AREA AFTER PITCH DIVISION

DSA-LITHO

STI STACK ETCH © IMEC 2014

HM #2 ETCH

XPS-ETCH

CUT-ETCH

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

DSA

CUT-LITHO

PMMA/NUL ETCH

HM #1 ETCH

CUT-1ST HM APPROACH: DEFINING ACTIVE AREA BEFORE PITCH DIVISION

CUT-ETCH

CUT-LITHO

STI STACK ETCH © IMEC 2014

HM #2 ETCH

PLANARIZATION

HM #1 ETCH

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

DSA-LITHO

PMMA/NUL ETCH

XPS-ETCH

DSA

FIN PATTERNING – CUT-LAST APPROACH LITHO

TRIM ETCH

© IMEC 2014

DSA

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

HM #1 ETCH

CUT LE

CUT PR-STRIP

FINAL FIN ARRAY STRUCTURE & DIMENSIONS Pitch = ~28 nm WFIN ~ 16 nm LWRFIN ~ 2 nm

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

PLACEMENT ERROR STUDY Reticle is designed with programmed overlay errors for cut structures to study process window. Inverter, AND2, AIO structures are included based on N7 assumption

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

OVERLAY ERRORS – PROCESS WINDOW Overlay error process window is studied Single-chuck & single reticle

Process window ±3 nm Main source of error is CDU of the Cut-Litho/Etch LARGE OVERLAY ERROR

GOOD OVERLAY

The outer fin is partially etched © IMEC 2014

Uniform Line CD

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

SCANNER ALIGNMENT CONSIDERATIONS Cut-Last

Cut-1st-HM

XPA etched into the substrate

OK

OK

XPA printed at the Litho (Double-Exposure)

OK

OK

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

17

SEM ALIGNMENT CONSIDERATIONS Cut-Last XPA etched into the substrate

XPA printed at the Litho (Double-Exposure)

Cut-1st-HM

OK

OK

NG

OK

[9049-46] Session.11 “Tuning the strength of chemical patterns for directed self-assembly of block copolymers” By Lance D. Williamson, IMEC (Belgium) and The Univ. of Chicago (USA) © IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

18

APPROACHES – ADVANTAGES & CHALLENGES Approach

Advantage

Challenge

CUT-LAST

 Flow is similar to conventional fin patterning flow

 Scanner Alignment mark detection  2nd layer reticle alignment  Overlay accuracy

 HM etch processes/steps are simpler/conventional

 Will eliminate need for zero-mark layer

CUT-1st-HM

 Scanner Alignment mark detection  Expect better overlay accuracy

 SEM alignment failure

 DSA & Planarization stack etch process development  XPS surface energy matching to planarization stacks

 Final fin array profile is expected to be deeper on either side of 1st and last fins, resulting in lower leakage

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

19

SUMMARY & OUTLOOK We were able to successfully demonstrate: ▸ DSA integration to CMOS process flows, including cut/keep structures to form fin arrays, is demonstrated on relevant film stacks (front-end-of-line device integration). ▸ DSA integration and developed flow for fin patterning consistent with IMEC N7 assumptions

A cut-1st-HM approach, alternative to a conventional cut-last approach, is proposed to address a very probable alignment accuracy issue, and to eliminate the need of a zero mark layer.

Quantify overlay capability and fin profiles for both approaches

© IMEC 2014

SAFAK SAYAN - SPIE ADVANCED LITHOGRAPHY 2014

ACKNOWLEDGEMENTS DSA materials used for this work were provided by AZ Electronic Materials: - AZEMBLY™ NLD-127 - AZEMBLY™ PME-312

Thank you – for their support throughout this work - AZ team at IMEC:Yi Cao and Youngjun Kim

© IMEC 2014

ROEL GRONHEID - SPIE ADVANCED LITHOGRAPHY

21

Suggest Documents