Experiment 1, page 1. Version of August 5, 2013. Experiment 446.1. SURFACE
TENSION OF LIQUIDS. Theory. To create a surface requires work that changes ...
Chemistry in class room and laboratory should go simultaneously. In India ... 11. UG-1. ACETYLATION OF PRIMARY AMINE. (Preparation of acetanilide). 11. UG-2 ..... was added 10% sodium hydroxide solution and shaken vigorously for 10 minutes .... Benza
Component-Level Repair During Spaceflight. John W. Easton. National Center for Space Exploration Research. Glenn Research Center. Cleveland, Ohio 44135.
Page 1. 0. Monograph on Green Chemistry. Laboratory Experiments. Green Chemistry Task Force. Committee, DST. 0. Page 2. 1. PREFACE.
Oct 20, 2009 - Pliocene Model Intercomparison Project. (PlioMIP): experimental design and boundary conditions (Experiment 1). A. M. Haywood. 1.
links between the fall of the Finnish markka in 1992 and the subsequent attack on the Swedish krona, they consider two countries linked together by trade in.
test block and release it quickly allowing it to penetrate into the block and note ....
To test the workably of freshly concrete, compaction factor test is carried out.
Hans Lee Jie. 1. , Hui-Minn Chan. 1 ..... can affect the results found in cue competition experiments (e.g. Waldmann &. Holyoak, 1992), although some ...
Background: Colligative properties are properties of a solvent, such as freezing
point depression and boiling point elevation, which depend on the concentration
...
postersession.com. ⢠Augmentative and Alternative Communication (AAC) apps enable non- ... development of AAC applications to assist individuals with ASD,.
world (Prinzel, Comstock, Glaab, Kramer, and Arthur, 2004). It is unclear, however, how such changes in display size will affect flight control and judgments of ...
Wolfson Research Institute at the University of Durham, UK. We would also like to thank Simon P. Liversedge and John M. Findlay for their helpful comments.
DONALD J. SALMON, JOSEPH J. PEAR, AND BEvERLEY A. KUHN. ST. AMANT ... of the St. Amant Centre, Dr. Carl Stephens, Director of. Psychology of theSt.
Joseph K. Kearney and James F. Cremer. Computer Science Department. The University of Iowa [email protected][email protected]. Abstract.
The distal stump of a peripheral nerve including the epineurium, endoneurium, and proliferation of Schwann cells can be lengthened directly. This method also ...
Dec 11, 2006 - Since the "to" address is at same domain the SMTP server would simply ... Choose the radio button to inst
The graded naming test (Windsor, Berkshire: NFER-. Nelson). Nelson, H.E. (1976). A modified card sorting test sensitive to frontal lobe defects. Cortex 12, 313-.
Aug 9, 2015 - Samuel Sparks. Ada Kritikos. Motor Priming ... attention (Bargh, 1992; Cohen, Dunbar, & McClelland, 1992). Selective Attention. (Chong et al.
classmates have come to the market to buy and sell apples. Your objective is to
make as much profit as possible. Buying and Selling. At the beginning of today's
...
significant figures displayed on an instrument are an indication of the precision of
the instrument. The diagram below illustrates the difference between accuracy ...
percentage point with responses of 50% made impossible. Payoffs were ..... may be somewhat unstable starting with the third decimal place. Thus, we also ...
1.2 Overview Overview. This exercise is to introduce the students to the celestial coordinate system and its application
The infrared spectrum of a sunspot is analyzed in the L -band region 3.1Ñ 4.0 km (2497Ñ 3195 cm~1) and 2.02Ñ 2.35 .... We maintain lists of experimental energy levels for this purpose ..... Engineering Research Council of Canada (NSERC), the.
DIGITAL ELECTRONICS LABORATORY- LAB2 ... RT-level Combinational Circuit
Design ... Digilent Basys2 FPGA Board, Xilinx ISE WebPack, Mentor Graphics ...
Using the editor of ISE, write a Verilog module such that LEDs on Basys2.
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING DIGITAL ELECTRONICS LABORATORY- LAB2 2011 – 2012 Fall Objective: RT-level Combinational Circuit Design General Information: Before coming to the lab. read and study Chapters 1-3 of the textbook (FPGA prototyping by Verilog Examples.) Throughout the course, we will be using Digilent Basys2 FPGA boards. In lab2, the focus will be on Register Transfer (RT) level combinational circuit design.
Design#1: LEDS & SWITCHES 1. Invoke Xilinx ISE. 2. Create a new Project (lab1_1).
1-1
3. Next you need to fill out Project Settings. For this, you will need the reference manual of Basys2. Download the reference manual of Digilent Basys2 from http://www.digilentinc.com/Products/Detail.cfm?Prod=BASYS2. Fill out Project Settings shown as below. Note that you can simulate your designs with ISim which is also part of Xilinx ISE.
4. Once you create the project, add a new source (a verilog module) to your Project.
1-2
5. Using the editor of ISE, write a Verilog module such that LEDs on Basys2 board are controlled by the switches (there are 8) i.e. SW0 turns ON/OFF LED0. 6. Download Basys2 general UCF http://www.digilentinc.com/Products/Detail.cfm?Prod=BASYS2.
from
7. Make a copy of the User Constraints File (UCF), modify according to your inputs and outputs. Bind your inputs and outputs to the dedicated pins for the leds and switches.
8. Add your ucf to your project. 9. Double click “Generate Programming File”
1-3
10. Look at the project directory and locate the bitstream file (ledswitch.bit).
11. Create a testbench (ledswitch_tb.v) for your design. You can either write your testbench outside ISE or automatically create the template for it by choosing Add New Source/ Verilog Test Fixture. Then add the stimulus block to your testbench. Select simulation in Design View of Xilinx ISE. Select the testbench in the Simulation Design View. Then double click Simulate Behavioral Model. This will pop up the ISim window.
1-4
12. In the ISim Instance/Process window select the “Design Under Test” instance. Click the right mouse button and select “Add to Wave Window” from the popped window. To show signals in hexadecimal in the wave, change the radix to hex. Then simulate your design. “Eye-ball” the wave. If it looks correct, then go to the next step.
13. Download the bitstream (that you generated in step 9) to configure Basys2 board using Digilent Adept. Invoke Digilent Adept software. Plug the Digilent JTAG-USB cable to your PC. Turn on the Basys2 board. Choose Basys2 from 1-5
“Connect” from Adept Window. Then select FPGA (becomes green when you select), browse your bitstream and program your FPGA.
Design#2: PRIORITY ENCODER 1. Close the previous project. Create a new one call it lab1_2. 2. Follow the steps for lab1_1 to design, verify, implement, and download a priority encoder. To implement the priority encoder on the board, use the switches as inputs and leds as the outputs. The truth table for the priority encoder is shown below.
