Operating Manual can be download here

10 downloads 2142 Views 271KB Size Report
14 Aug 2013... help understand forth, see http://ficl.sourceforge.net/pdf/Forth_Primer.pdf ..... http://www.atmel.com/dyn/resources/prod_documents/6421B.pdf.
Operating Manual 143.1040 MFLC2 Rack Operating Manual

Document No. :

143.1040

Issue No.

:

1

Prepared By Date

: :

M P Clarkson 14 August 2013

Modifier Date

: :

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Document Number : 143.1040

143.1040 MFLC2 Rack Operating Manual

Issue : 1

DOCUMENT HISTORY Issue 1

Date 21/11/05

Author M P Clarkson

Description Initial Issue

CONTENTS 1

GLOSSARY OF TERMS AND ABBREVIATIONS ................................................................................................ 4

2

REFERENCES ........................................................................................................................................................... 4

3

INTRODUCTION ...................................................................................................................................................... 4

4

SPECIFICATION ....................................................................................................................................................... 4

5 RACK CONFIGURATION ....................................................................................................................................... 4 5.1 REAR MOTHERBOARD CONNECTIONS ................................................................................................................... 5 6 CIRCUIT OPERATION ............................................................................................................................................. 5 6.1 BLOCK DIAGRAM ................................................................................................................................................ 6 6.2 CONFIGURATION.................................................................................................................................................. 7 6.2.1 Voltage output Mode .................................................................................................................................. 7 6.2.2 Current Sink/Source output Mode .............................................................................................................. 8 6.3 SIZE ..................................................................................................................................................................... 8 6.4 PINOUT ................................................................................................................................................................ 9 6.5 COMMANDS ......................................................................................................................................................... 9 6.5.1 ‘OPEN’ (nn -- ) ........................................................................................................................................... 9 6.5.2 ‘CLOSE’ ( -- ) ........................................................................................................................................... 10 6.5.3 ‘ALL_OPEN’ ( -- ) ................................................................................................................................... 10 6.5.4 ‘SETV’ (nnnn --) ...................................................................................................................................... 10 6.5.5 ‘SETI’ (nnnn --) ........................................................................................................................................ 10 6.5.6 ‘IFBOOST’ (nnnn -- ) ............................................................................................................................... 10 6.5.7 ‘SETCOMP’ (nn --) .................................................................................................................................. 10 6.5.8 ‘SETCOMPH’ (nnnn --) ........................................................................................................................... 10 6.5.9 ‘SETCOMPL’ (nnnn --) ............................................................................................................................ 10 6.5.10 ‘READV’ ( -- nnnn) .................................................................................................................................. 10 6.5.11 ‘READI’ ( -- nnnn) ................................................................................................................................... 10 6.5.12 ‘I_LEAK’ (nn -- ) ..................................................................................................................................... 10 6.5.13 ‘I_LOOP’ (nn -- ) ...................................................................................................................................... 11 6.5.14 ‘LOOP_VLIMIT’ (nnnn -- ) ..................................................................................................................... 11 6.5.15 ‘WAVE’ (nnnn1 nnnn2 nnnn3 nnnn4--) ................................................................................................... 11 6.5.16 AKLOAD (nnnn1 nnnn2 nnnn3 nnnn4 nnnn5 – ....................................................................................... 11 6.5.17 AKSET (nnnn1 nnnn2 – ) ......................................................................................................................... 11 6.5.18 ‘UUT_CONNECT ( nn --) ........................................................................................................................ 11 6.5.19 ‘EXT_CONNECT ( nn --) ........................................................................................................................ 11 6.5.20 ‘CALIBRATE’ (--) ................................................................................................................................... 12 6.5.21 ‘CALFAIL’ (-- nnnn1 nnn2 nnn3 nnn4 nnn5 nnn6 nnn7 nnn8 nnn9) ...................................................... 12 6.5.22 ‘COMM_ERR@’ (-- nnnn) ...................................................................................................................... 12 6.5.23 ‘COMM_RESET’ (--) ............................................................................................................................... 12 6.5.24 TEMP@ ( -- nnnn) .................................................................................................................................... 12 6.5.25 ‘RESET’ (--) ............................................................................................................................................. 12 6.5.26 ‘TIMER! ( nnnn1 nnnn2 --) ...................................................................................................................... 12 6.5.27 ‘TIMER@ (nnnn --) .................................................................................................................................. 12 Copyright Notice Page 2 of 16 This document is copyright protected and may not be reproduced without express authorisation from the author.

Document Number : 143.1040

7

143.1040 MFLC2 Rack Operating Manual

Issue : 1

6.5.28 KD ( -- ) “Kick Watchdog” ....................................................................................................................... 12 6.5.29 ‘STATUS@’ (-- nnnn) .............................................................................................................................. 12 STATUS WORD ...................................................................................................................................................... 12

8 CALIBRATION CARD ........................................................................................................................................... 13 8.1 FRONT PANEL LAYOUT...................................................................................................................................... 14 8.2 PINOUT .............................................................................................................................................................. 15 9 PROGRAMMING THE CARD WITH A BINARY FILE. ..................................................................................... 15 10 EXAMPLES ............................................................................................................................................................. 15 10.1 AKSET ............................................................................................................................................................. 15

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Page 3 of 16

Document Number : 143.1040

1

143.1040 MFLC2 Rack Operating Manual

Issue : 1

Glossary of Terms and Abbreviations MFLC

2

References

3

Introduction

Multifunction Load card

The second generation ‘Multifunction Load Card’ provides two flexible 16 bit outputs. Each output can be configured for constant current or current limited voltage drive. Complete RS485 control of the each output channel and measurement feedback. Features: 2 output channels capable of constant voltage or current drive Combining two channels to provide 1 Pseudo Current loop drive Voltage and current measurement for each channel

4

Specification Description Power supply V+ Power Supply VPower Supply Vd Output voltage Output current source Pseudo current loop output Temperature Frequency Response Voltage source Frequency Response Current mode Offset voltage mode Accuracy voltage mode Offset current mode Accuracy current mode

Min +17 -7.1 +4.75 -1

Typ

0 10

±100uV ±0.02% 1uA 0.1%

Max +18 -7.9 +5.25 +15 +/-100 100 40 >20KHz

Notes Quiescent TBD Quiescent TBD Quiescent TBD V mA mA C

>20KHz

Into short circuit See note 1 Without Calibration Without Calibration Without Calibration Without Calibration

Measurement voltage offset ±100uV Without Calibration Measurement voltage ±0.02% Without Calibration accuracy Current monitor offset ±1uA Without Calibration Current monitor accuracy ±0.1% Without Calibration Notes 1) For current mode the frequency response is reduced depending on the load resistance. Loads of 47 ohm will limit the response to 2KHz.

5

Rack Configuration The 19inch 3U rack provides space for 16 MFLC2 cards giving a total of 32 channels. Each rack requires a MFLC2 calibration source which holds the references for 2.5V, -2.5V, 10V and 95mA. The motherboard provides convenient screw terminals connection for the system power supply, channel connections.

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Page 4 of 16

Document Number : 143.1040

5.1

5.2

143.1040 MFLC2 Rack Operating Manual

Issue : 1

Rear motherboard connections Motherboard pin

MFLC2 Pin

Signal name

Description

Pin 1

B1

+17.5V

Main system supply

Pin 2

B2

+5V

Main system supply

Pin 3

B3

-7v5

Main system supply

Pin 4

B5

Ext rly1

Open collector relay drive

Pin 5

B6

Ext rly2

Open collector relay drive

Pin 6

B8

Out 1

Pin 7

B9

Meas 1

Connected to the output at the load to remove cable voltage drops

Pin 8

B10

Rgnd 1

Reference ground point connected at the load. Maximum of +/-1V from system ground

Pin 9

B11

Out 2

Pin 10

B12

Meas 2

Connected to the output at the load to remove cable voltage drops

Pin 11

B13

Rgnd 2

Reference ground point connected at the load. Maximum of +/-1V from system ground

Pin 12

B14

GND

System ground

Pin 13

B15

GND

System ground

Pin 14

B16

GND

System ground

Channel 1 output

Channel 2 output

Serial communications The MFLC2 has a rotary switch which allows the card address (CA) to be one of 16 cards. The first channel on the card has number 2*CA. The second channel on the card has number 2*CA+1. Serial setup is 115200baud, 8 data bits, even parity, one stop bit There are two system screw terminal blocks on the mother board Motherboard system pin

Signal name

Description

Pin 1

+17.5V

Main system supply

Pin 2

+5V

Main system supply

Pin 3

-7v5

Main system supply

Pin 4

GND

System ground

Pin 5

GND

System ground

Pin 6

Serial B

RS485 B

Pin 7

Serial A

RS485 A

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Page 5 of 16

Document Number : 143.1040

6 6.1

143.1040 MFLC2 Rack Operating Manual

Issue : 1

Circuit operation Block Diagram

RS485 interface

Address

Forth virtual Machine 32 bit ARM microcontroller running at 55MHZ

Test rig bus signals Start input Fault output 2 relay coil outputs

Front panel LED outputs

2 channel 16bit ADC with PGA

MFLC output buffer without current loop Cal input Current loop monitoring

2 channel DAC

2 channel 16bit ADC with PGA

Current output compliance checker

MFLC output buffer without current loop

Relay logic for I/V operation,calibration and load isolation

Cal input

Current output compliance checker

The MFLC generation 2 contains two high bandwidth buffer amplifiers which are driven from a 16 bit DAC. Two 16 bit ADC channels provide Voltage and Current feedback measurement. Precision components are used throughout to provide high stability and the on board high performance processor allows the outputs/feedbacks to be calibrated.

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Page 6 of 16

Document Number : 143.1040

6.2 6.2.1

143.1040 MFLC2 Rack Operating Manual

Issue : 1

Configuration Voltage output Mode

Load current Input signal

To 16bit internal ADC B9, B12 From 16bit internal DAC

B8, B11

LOAD Measurement point 1 To 16bit internal ADC

Buffer

B10, B13

MFLC2

Signal Name Main Output Sense Feedback

Reference ground

Connection Connect to the load Used to remove voltage drops in the load connecting wires. Can be used to compensate for the output leads voltage drop. Connect directly to load when required Connect close to the load to remove errors due to the output lead resistance

MFLC2 Pin numbers CH 1

CH2

B8

B11

B9

B12

B10

B13

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Page 7 of 16

Document Number : 143.1040

6.2.2

143.1040 MFLC2 Rack Operating Manual

Issue : 1

Current Sink/Source output Mode

Load current

From 16bit internal DAC

Input signal

From 16bit internal DAC

B8, B11

LOAD

Measurement point 1

Buffer To 16bit internal ADC

MFLC

Signal Name Main Output Sense Feedback

Reference ground

6.3

Connection Connect to the load Used to ensure the feedback voltage measurement is accurate. Used to remove voltage drops in the load connecting wires. Connect directly to load when required Used to ensure the feedback voltage measurement is accurate. Used to remove voltage drops in the load connecting wires. Connect directly to load when required

Pin numbers CH 1

CH2

B8

B11

B9

B12

B10

B13

Size The MFLC2 is mounted on a standard euro card size: 160mm x 100mm with a 32 pin with a standard 32 pin 41612 DIN connector.

Copyright Notice This document is copyright protected and may not be reproduced without express authorisation from the author.

Page 8 of 16

Document Number : 143.1040

6.4

Issue : 1

Pinout Pin A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16

6.5

143.1040 MFLC2 Rack Operating Manual

Signal 18V Supply +5V Supply -5V Supply General purpose I/O 1 General purpose I/O 2 General purpose I/O 3 General purpose I/O 4 RCAL Ground Calibrate output RCAL BUS General purpose I/O 5 +2.5V reference -2.5V reference RS485 B output RS485 A output

Pin B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16

Signal 18V Supply +5V Supply -5V Supply Open Collector Relay Drive 1 Open Collector Relay Drive 2 CH 1 Main Output CH 1 sense feedback CH 1 Reference Ground CH 2 Main Output CH 2 sense feedback CH 2 Reference Ground 0V Power 0V Power 0V Power

Commands The MFLC2 contains a 32 bit FORTH kernel with extensions to allow control of the output. There are many support groups and tutorials to help understand forth, see http://ficl.sourceforge.net/pdf/Forth_Primer.pdf Forth is a stacked based language which uses reverse polish. The following commands will be added as additional words. Each command may use the stack to load data and store data. To indicate the stack status, after each word there are brackets. Inside the brackets the stack status before and after are given. n signed decimal 8 bit number nn signed decimal 16 bit number nnnn signed decimal 32 bit number u unsigned decimal 8 bit number uu unsigned decimal 16 bit number uuuu unsigned decimal 32 bit number Eg (nn -- ) ( -- nn) (nn nn – nn)

6.5.1

Indicates the word take off one 16 bit number and leave nothing Indicates the word takes nothing but leaves one 16 bit number The word uses two 16 bit number and leaves one 16 bit number

‘OPEN’ (nn -- ) Opens a connection to one of the 32 channels nn>0 – Number of the channel to talk to. nn