Practical and User-Friendly Circuits and System

Circuits and Systems, 2013, 4, 387-392 http://dx.doi.org/10.4236/cs.2013.45051 Published Online September 2013 (http://www.scirp.org/journal/cs)

Practical and User-Friendly Circuits and System Design for Signals’ Sensing and Generation 1

Ching-Hwa Ho1*, Ji-Hsien Ho2

Graduate Institute of Applied Science and Technology, National Taiwan University of Science and Technology, Taipei, Taiwan 2 Media and Visual Communication, Department of Industrial Design, Chang Gung University, Tao-Yaun, Taiwan Email: *[email protected] Received July 6, 2013; revised August 6, 2013; accepted August 13, 2013 Copyright © 2013 Ching-Hwa Ho, Ji-Hsien Ho. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

ABSTRACT Design and implementation of a personal computer (PC) based measurement circuits & system that containing signals’ sensing and generation are demonstrated in this study. The instrument can be easily operated via a user-friendly interface consisted of some functional keys displayed on the PC screen. Compact design of the hardware for the two units (signals’ sensing and generation) is made in a plug-in style of PC input/output (I/O) card so that no extra space for the instrument is needed. Design concepts for the hardware and software of the instrument are described. Functional performances of the setup of signals’ sensing and generation are tested. The results show user-friendly function and wellbehaved performance for the package design. Keywords: A/D Conversion; D/A Conversion; Data Acquisition; I/O Interface Cards; Auto-Testing Equipment

1. Introduction The apparatuses of signals’ sensing (SS) and generation (SG) are important equipments for testing analog and digital signals in laboratory. The electrical engineers usually need a good sensing and monitor tool to analyze electrical signals they want to measure. A practical sensing and monitor tool must support many useful functions such as data storage, computer linking, numeric analysis, and curve printing to meet different demands by users. To match the fundamental requirements, a SS device must be computerized because numeric data processing and data storage are the essential functions for users. Furthermore, the experimentalists in laboratory usually require a proper SG device to generate some specific functional signals for testing. A practical SG device should generate not only the basic functions of sine, triangle, and square waves but also the signal with a userdefined waveform. To generate user-defined waveforms, a fully computerized SG is necessary to be developed. From the experimentalists’ point of view, a fully computerized auto-testing-equipment (ATE) that combining both SS and SG apparatuses should be essential in fulfilling their experimental testing tasks. *

Corresponding author.

Copyright © 2013 SciRes.

A personal computer (PC) based ATE is now a very convenient instrumentation system. The PC-based SS device had ever been utilized for studying nonvolatile memories [1], for simulating virtual spectrum analyzer, imitating digital image processor [2,3], and checking the function of high-frequency power electronics [4]. The functions of PC-controlled SG can be a waveform generator [1], a programmable constant current source to generate electroluminescences from optoelectronic devices [5], and for generation of timing clocks to drive linear charge-coupled-device (CCD) arrays [5,6]. Although the individual SS or SG device had ever been found, a systematic study on overall understanding of the actual design and implementation of electronic hardware and software of a PC auxiliary ATE would be valuable to be announced herein. In this paper, practical design and implementation of a real ATE measurement package are demonstrated (i.e. system diagram as shown in Figure 1). The instrument is easily operated via some user-friendly functional keys displayed on the PC screen. The hardware for the SS and SG is fabricated in a plug-in style of PC I/O card so that no extra instrumentation space is needed. The sampling frequency of the SS card can be programmably setting by user. The maximum sampling rate is up to 19 MHz. The CS

388

C.-H. HO, J.-H. HO

Figure 1. System diagram for the PC-based measurement package of signals’ sensing and generation.

output signal of the SG device can be user-defined by plotting the waveform on the PC screen and then sending it out periodically via the SG card. Design diagrams of the hardware and software of the ATE system are described. Some experimental examples for demonstrating the functional behavior of both SS and SG devices are exhibited. The experimental results show well-behaved performance of the package design.

2. Instrument Design 2.1. Design and Implementation of PC-Based Signals’ Sensing Device The electronic-circuits design for the SS interface card is illustrated in Figure 2. The SS device possesses two input channels denoted as CH1 and CH2. The input part for each channel consists of a capacitor (25 pF) and an AD844 based unit-gain inverter [7]. The AD844 is a high-speed operational amplifier (OP) which possesses a wide bandwidth of 60 MHz and a high slew rate of 2000 V/s. The input resistor for the unit-gain inverter is 1 M so that the input impedance for the SS device is similar to the general oscilloscope of Cin = 25 pF and Rin = 1 M. As shown in Figure 2, in connection with the unit-gain inverter, another inverting amplifier based on an AD844 OP is found. The inverting amplifier consists of an analog switch DG508 in combination with some resisters of 1 k, 10 k, 100 k, 1 M, and 10 M. The components are used to determine the amplification gain by selecting the resistors via DG508. By properly setting the gain, a suitable level of input signal can be applied to the main analog-to-digital (A/D) converter denoted as AD9058 [8]. The AD9058 contains two independent 8-bits A/D channels on a monolithic chip. Both A/D channels possess a fast conversion rate of 40-mega samples per second (40 MSPS). To prevent the AD9058 from overshot damage, a clipper circuit that consisted of four silicon diodes is utilized for limitation of the signal amplitude to within  1.4 Vpp. The reference voltage of +VREF (−VREF) for AD9058 is set at +1.5 V (−1.5 V) by an adjustable voltage regulator consisted of an AD844 and an n-p-n (p-n-p) transistor. The sampling clocks for the A/D conversion are originated from a 38 MHz crystal oscillator and then programmed by a programmable Copyright © 2013 SciRes.

counter denoted as 82C54. The sampling rate for the A/D conversion can be set from a low frequency up to a maximum value of ~19 MHz. The 8-bits digital data converted from each A/D channel of AD9058 are sent to a tri-state latch 74F373, and then stored in a memory buffer 6116. An 11-bits ripple counter using 74LS93 is utilized for addressing 2 kilo-bytes data in the 6116 memory buffer. The data storage in the memory buffer is accomplished by simultaneously sending out the sampling clocks to AD9058 and the 11-bits addressing counter, and then turned on the tri-state latch, and finally stored the converted digital data into 6116. Two 8255A programmable-peripheral-interface (PPI) chips handle the data communication between PC and the SS card. The programming control of data acquisition of the SS device is accomplished by setting the amplification gain and choosing the sampling frequency, and then storing the converted digital data into a memory buffer. When PC reads out the stored data from the memory buffer, the waveform of the measured signal can be depicted on the PC screen. The prototype for the electronic hardware of the SS card is now fabricated in a plug-in style of PC I/O card. If we replace the electronic parts with surface mounting components of compact size the dimension of the SS card can be properly reduced. Figure 3 shows the user-friendly operation interface for the SS device. It is designed and programmed using C language. The waveform data derived from CH1 and CH2 (in the SS card) can be simultaneously displayed on the SS monitor in Figure 3. The operation interface of the SS monitor is user friendly, which can execute different tasks of the SS by using only mouse click on the functional keys. The basic function keys include the setting of sampling frequency, selection of volt division, data smoothing, data printing, and data recalling, etc.

2.2. Electronics Design of the Signals Generator The circuits’ design of the electronic hardware of the SG card is illustrated in Figure 4. A 82C54 is utilized for setting the frequency of the output waveform derived from PC. A 256-bytes memory buffer using 6116 is utilized for storage of the digital data of output waveform. An 8-bits ripple counter formed by two cascade 74LS93 is adopted for addressing the 256-bytes memory buffer. The digital-to-analog (D/A) conversion for the generation of functional waveform is accomplished by using 8-bits D/A converter DAC0808. DAC0808 is a current-mode D/A converter which converts 8-bits digital data to the corresponding value of output current. The output error is about one least significant bit of the 8-bits of ~ (5 V/5k)/255 = 3.92 A depending on the circuit’s design. The output current can be converted into output voltage by a current-to-voltage (I to V) converter using AD844. The operation of the SG device is accomCS

C.-H. HO, J.-H. HO

389

-5V

1N4001

Clipper circuit R13

R18

R23

16 14 12 10 8 6 4 2

DG508

15 13 11 9 7 5 3 1

U12

D2

D6

D3

D7

U23

1N4001 x 4

2 4 6 8

R5 R4 1M

Unit-Gain Inverter

-12V

R28

0.1U

2 4 6 8

1 3 5 7

10K

R17

R22

R24

100 K

1M

10M

R14

16 14 12 10 8 6 4 2

DG508

15 13 11 9 7 5 3 1

U23

3 4 7 8 13 14 17 18

U17 D0 D1 D2 D3 D4 D5 D6 D7

W G E

U4

8

SN74F373

2 5 6 9 12 15 16 19

OC C

1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q

1D 2D 3D 4D 5D 6D 7D 8D

10

U18

9 10 11 13 14 15 16 17

1 11 3 4 7 8 13 14 17 18

D0 D1 D2 D3 D4 D5 D6 D7

D4

D8

D5

D9

U26

1N4001 x 4

W G E

8 a0 7 a1 6 a2 5 a3 4 a4 3 a5 2 a6 1 a7 23 a8 22 a9 19 a10 21 20 18

Addressing counter for Memory buffer U8

+12V

2 3

AD844 1 3 5 7

2 4 6 8

R27 150

-12V

BC558

R31 20K

14 1

CKA CKB

QA

a0 12

a1 9 QB a2 8 QC a3 11 QD

SN74LS93

C3 0.1uF

10

-5V

R30

2 3

Q2

20K

R0(1) R0(2)

-VREF= -1.5V

R29

14 1

50K

U7 R0(1) R0(2) CKA CKB

QA

a4 12

a5 9 QB a6 8 QC QD a7 11

SN74LS93 +12V

U25

2 3 s1 s2 s3

2 4 6 8

R0(1) R0(2) CKA CKB

QA a8 12 QB a9 9 a10 8 QC 11 QD

SN74LS93

PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 12 9 4Y 7 3Y 4 2Y 1Y

8255A-PPI-1

U6

10 11 12 13 17 16 15 14

PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0

PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0

U12

25 24 23 22 21 20 19 18

37 38 39 40 1 2 3 4

PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0

PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0

PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0

U13

10 11 12 13 17 16 15 14

37 38 39 40 1 2 3 4

Unit-Gain Inverter

D7 25 D6 24 D5 23 D4 22 D3 21 D2 20 D1 19 D0 18

c7 c6 c5 c4 c3 c2 c1 c0

AD844

14 1

r1 r2 r3

1 3 5 7 -12V

AD844

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10

9

Dual 8-bits fast A/D Converter

vcc

R9 10K

2 4 6 8

21 20 18

6116

vcc

1 3 5 7

8 a0 7 a1 6 a2 5 a3 4 a4 3 a5 2 a6 1 a7 23 a8 22 a9 19 a10

6116

+12V

U24

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10

74S04

VR2

R6 1M

-12V

1 11

11

U20

Adjustable voltage Regulator

r3 r2 r1

R7 1M

1D 2D 3D 4D 5D 6D 7D 8D

U15a

Channel 2 A/D data[8bits]

2 4 6 8

OC C

1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q

9 10 11 13 14 15 16 17

SN74F373

AD844

R15

C10 25p

0.1uF

+12V

U22

-12V

CH2

VR1

C1

AD9058

10 K 10 K 1 K

j3

+VREF= +1.5V

2 5 6 9 12 15 16 19

vcc

vcc

R8

R11

Q1

BC548

10 vcc

AD844

I/P circuit & Gain Selection

0.1uF

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

+12V

U21 1 3 5 7

R25

C2

50K 1M

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

C4

-12V

U19

U27

+5

150

Memory buffer

Channel 1 A/D data[8bits]

5pF C2

+12V

AD844 1 3 5 7

s3 s2 s1

C5 25p

100 K 10 K

10 K 1 K

CH1

j2

R16

10M

R12

1M

R10

D1

8255A-PPI-2

XTL1

U11

1 A/ B 15 G

13 4B 14 4A 10 3B 11 3A 6 2B 5 2A 3 1B 2 1A

27 28 29 30 31 32 33 34

CS 6 RESET 35 8 A1 9 A0 36 WR 5 RD

D7 D6 D5 D4 D3 D2 D1 D0

27 28 29 30 31 32 33 34

CS 6 35 RESET 8 A1 9 A0 36 WR 5 RD

D7 D6 D5 D4 D3 D2 D1 D0

74LS157 Multiplexer

R2

U1

R1

3 1

Address BUS

vcc vcc R3 1k

10 11 9

13 14 15

U9 OUT0 GATE0 CLK0

OUT1 GATE1 CLK1

82C54

ISA or PCI Bus Magnement Interface

17 16 18

OUT2 GATE2 CLK2

D0 D1 D2 D3 D4 D5 D6 D7

8 7 6 5 4 3 2 1

CS RD WR

21 22 23

A0 A1

19 20

SN74LS93 15 1 2 3 5 6 11 10 14 13

G A/B 1A 1B 2A 2B 3A 3B 4A 4B

1Y 2Y 3Y 4Y

2 74S04

U10

2 3

4 7 9 12

14 1

R0(1) R0(2) CKA CKB

0.01uF

220

U2

C11

Data BUS

(Data Bus, Control Bus, Address Bus)

38MHz

220

4 74S04

U5

QA QB QC QD

12 9 8 11

U3 8

9 74S04

74LS157 Multiplexer

Max. frequency =19MHz sampling

38MHz Crystal Oscillator 9.5MHz sampling clock

Control BUS

Figure 2. Circuits design for the PC-based signals’ sensing card.

Figure 3. The user-friendly interface for operation of the SS device on the PC screen.

plished by drawing a curve in the SG monitor and then stores the corresponding digital data into the 256-bytes memory buffer via I/O control of 8255A. The frequency of output signal is determined by setting the 82C54 programmable interval counter. By sending out the digital data from 6116 to the D/A converter successively, a Copyright © 2013 SciRes.

stream of analog signals can be periodically generated to the output terminal of the SG. The controlled panel for the PC programmable SG device is illustrated in Figure 5. The SG device generates not only the signals of sine, square, and triangular waves but also the signal with user-defined waveform. The signal generation is achieved by clicking the functional keys of sine, square, or triangular wave on the SG monitor. Figure 5 shows a sine curve produced by clicking the sine-wave key on the SG monitor. After setting the frequency and amplitude of the waveform, the output signal can be generated. For creation of an arbitrary waveform, a user-defined shape should be sketched on the PC screen and the values of frequency and amplitude need to set. After the parameters’ setting, corresponding digital data will be calculated and sent out to the SG card for production of an analog signal.

3. Experimental and Testing Results The experimental result for testing the performance of the dual-channels SS device is shown in Figure 6. The signal source is a commercialized function generator. CH1 displays a triangular wave with a frequency of 790 CS

C.-H. HO, J.-H. HO

390

+5 13

Address BUS

U1

34 33 32 31 30 29 28 27 5 36 9 8 35 6

D0 D1 D2 D3 D4 D5 D6 D7

PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7

RD WR A0 A1 RESET CS

PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7

18 19 20 21 22 23 24 25

1 11

U3 D0 D1 D2 D3 D4 D5 D6 D7

74LS373 U4

2 3 5 6 11 10 14 13

14 15 16 17 13 12 11 10

1A 1B 2A 2B 3A 3B 4A 4B

1 15

CS RD WR A0 A1

2Y

7

3Y

9

4Y

12

17 16 18

msbA1 A2 A3 A4 A5 A6 A7 lsbA8

Iout

4

Vrf(-)

15

Vrf(+)

14

COMP Vee

R4 2.5k 5k

16 3

R5 C1

+5

30pF -12

U9

DAC0808

R1 1.3k

D/A & I to V Converter

-12

U10 2

6

3

A/B G

AD844 8 7 6 5 4 3 2 1 23 22 19

+5 R6

CLK

U5 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10

21 20 18

+12

9 10 11 13 14 15 16 17

D0 D1 D2 D3 D4 D5 D6 D7

R3 10k -12 R2 1k

2

6

3

OUT

AD844

W G E

U11 +12

SRAM 6116

82C54

U7

3 2

1 CLK1 14 CLK0

MR2 MR1

74LS93

3 2

1 CLK1 14 CLK0

MR2 MR1

74LS93

11 Q3 8 Q2 9 Q1 12 Q0

U6

Q3 Q2 Q1 Q0

PCI Bus Magnement Interface

OUT2 GATE2 CLK2

E DIR

4

1Y

1k

11 8 9 12

(Data Bus,Control Bus, Address Bus)

13 14 15

5 6 7 8 9 10 11 12

7

19 20

OUT1 GATE1 CLK1

18 17 16 15 14 13 12 11

74LS245

74LS157 10 11 9

B0 B1 B2 B3 B4 B5 B6 B7

5

21 22 23

OUT0 GATE0 CLK0

A0 A1 A2 A3 A4 A5 A6 A7

1 4

D0 D1 D2 D3 D4 D5 D6 D7

19 1

U8

7

8 7 6 5 4 3 2 1

2 3 4 5 6 7 8 9

OE LE

8255A-PPI U2

2 5 6 9 12 15 16 19

Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7

5

Control BUS

3 4 7 8 13 14 17 18

1 4

PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7

4 3 2 1 40 39 38 37

Vcc

Data BUS

256 Byte Data Buffer

Counter CLEAR

Figure 4. Circuits design for the electronic hardware of the signal generator.

Figure 5. The user-friendly PC interface for the operation of SG on the PC screen.

Hz and amplitude of 1.8 Vpp. The values of frequency and amplitude are determined from the horizontal and vertical scales of the SS monitor. The sampling frequency for the data acquisition is 100 kHz. The voltage scale is 0.4 V. The observed dc offset for the triangular wave is zero. CH2 shows a square wave with frequency of 2.1 kHz and amplitude of 3 Vpp. The period (T = 0.00048 sec.) and frequency (1/T = 2.1 e + 03 Hz) of Copyright © 2013 SciRes.

Figure 6. Experimental results of the programmable SS device. The signal sources are deduced from a 790-Hz triangular wave of 1.8 Vpp and a 2.1-kHz square wave of 3 Vpp.

the square wave is determined by setting a time window using two moveable straight lines displayed on the SS screen. Sampling frequencies of 1 k, 10 k, 100 k, and 1 MHz can be chosen from the SS monitor. The maximum sampling rate can be set up to 19 MHz. Figure 7 shows a square wave measured by the maximum sampling frequency of 19 MHz. The amplitude is 5 Vpp, duty cycle is CS

C.-H. HO, J.-H. HO

(a)

Figure 7. A square wave sampled with the maximum frequency of 19 MHz shown on SS monitor. The signal is utilized for testing the high-frequency response of the electronic hardware of the SS card.

50%, and frequency is 270 kHz for the square wave. The square wave shows nearly rectangular-shape waveform and which presents very low higher-order harmonic distortion in the SS monitor. This observation convinces the good performance of high-frequency response of the electronic hardware for the SS card. To test the functional performance of the SG device, output terminal of the SG card and input terminal of the SS card is connected for each other. This configuration can simultaneously test the functional performances of both the SG and SS devices. The SG monitor shown in Figure 8(a) illustrates a user-defined signal containing a rectangular line, a semi-circle curve, and some straight lines of different slopes. The plotted waveform on the SG monitor is implemented by clicking the graphic tool keys on the left side of the SG panel, and then draws the waveform on the monitor by mouse. The amplitude of the user-defined signal is set at 4 Vp (8 Vpp) and frequency is set at 0.6 kHz. The setting values of amplitude and frequency are displayed on the right side of the SG panel in Figure 8(a). The user-defined signal is sent out to the SS device periodically via the connection of a coaxial cable. Figure 8(b) shows the measured waveform by the SS card. The signal is connected to CH2. The amplitude for the observed signal lies in between the voltage range of −4 V to +4 V. From the time interval width between two straight vertical lines on the SS monitor in Figgure 8(b), a period of T = 0.0017 second (i.e. the frequency value of 600 Hz) for the user-defined signal is determined. The observed amplitude and frequency are matched well with the original setting in the SG device. The observed waveform in Figure 8(b) is also the same as the user-defined curve plotted in the SG device in Figure 8(a). The experimental observations confirm the well-behaved performance for both the SG and SS deCopyright © 2013 SciRes.

391

(b)

Figure 8. (a) A user-defined signal consisted of a rectangular line, a semi-circle curve and some different slopes of straight lines plotted in the SG monitor. (b) The user-defined signal observed in the SS device.

vices.

4. Conclusion Design and implementation of a real instrumentation system that contains a programmable PC-based package of signals’ sensing and generation are presented in this study. The hardware for both the SS and SG devices is fabricated in a plug-in style of PC I/O card so that no extra instrumentation space is needed. Design diagrams of the electronic hardware and software of the instrument are described. The good performance of high-frequency response of the SS card is verified by observing a 270kHz square wave with little higher-order harmonic distortion and nearly rectangular-shape waveform. To test the functional performance of the SG device, an interconnection between the output terminal of the SG card and the input terminal of the SS card is established. A CS

C.-H. HO, J.-H. HO

392

user-defined waveform consisted of a rectangular line, a semi-circle curve and some different slopes of straight lines are used for the test. The waveform detected in the SS monitor is nearly equal to the initial design of the user-defined curve plotted in the SG monitor. This result confirms well-behaved function of the PC-based SG and SS package measurement devices. The superior functions of the package design can be summarized as follows: 1) The hardware for both the SS and SG devices is fabricated in a plug-in style of PC I/O card so that no instrumentation space is needed; 2) User-friendly operation interface that simultaneously containing both source and measurement units of the waveforms; 3) A user-defined arbitrary waveform can be easily generated using the programmable SG device.

5. Acknowledgements The authors would like to acknowledge the research funding supported by the National Science Council of Taiwan under the Project No.NSC 101-2221-E-011-052MY3. Mr. Huang, M.S. is much appreciated for technical assistance to this work.

[2] P. Bilski and W. Winiecki, “Virtual Spectrum Analyzer Based on Data Acquisition Card,” IEEE Transactions on Instrumentation and Measurement, Vol. 51, No. 1, 2002, pp. 82-87. doi:10.1109/19.989906 [3] L. F. F. B. Palma and A. R. F. da Silva, “A Virtual Instrumentation Support System,” IEEE International Conference on Electronics, Circuits and Systems, Vol. 3, Potugal, 7-10 September 1998, pp. 273-276. [4] G. Cauffet and J.-P. Keradec, “Digital Oscilloscope Measurements in High-Frequency Switching Power Electronics,” IEEE Transactions on Instrumentation and Measurement, Vol. 41, No. 6, 1992, pp. 856-860. doi:10.1109/19.199422 [5] C. H. Ho, “A Practical and Inexpensive Design for Measuring the Radiation Patterns and Luminescent Spectra of Optoelectronic Devices,” Review of Scientific Instruments, Vol. 72, No. 7, 2001, pp. 3103-3107. doi:10.1063/1.1379601 [6] C. H. Ho and H. W. Lee, “High-Resolution and Easily Implemented Spectral Measured System Used for Optical Characterization of Optoelectronic Materials and Devices,” Optical Engineering, Vol. 43, No. 7, 2004, pp. 1628-1633. doi:10.1117/1.1755718 [7] Analog Device Corp., “Amplifier Reference Manual,” Analog Device Corp., Norwood, 1992, pp. 363-374. [8]

REFERENCES [1] P. Pellati and P. Olivo, “Automated Test Equipment for Research on Nonvolatile Memories,” IEEE Transactions on Instrumentation and Measurement, Vol. 50, No. 5, 2001, pp. 1162-1166. doi:10.1109/19.963177

Copyright © 2013 SciRes.

Analog Device Corp., “Data Converter Reference Manual,” vol. II, Analog Device Corp., Norwood, 1992, pp. 781788.

CS