Unified 3D Test Architecture for Variable Test Data Bandwidth Across ...

3 downloads 20105 Views 481KB Size Report
architecture optimization are based on designing test access mechanisms .... which will be referred to as Bi,max then for bandwidth B, the bandwidth adapter will ...
           

                            

! "# $ $%&'&()(*'+  ,"-.#  $ .#      !!        ! "#       $$     " "  %

& '   !!    !          "   ( )    $  "   $    % * '  $ $   %+, '  $  %+,'- !  $  ! . !    $     !   (*      ! /! !              !   ".   (        ! "#   !        ".  .       $ (  .!!   ! "#  -   $       $$  

&     !  !      ""#    "          (    !!     !!   $$  $

&       0  ! 0           .  " !       (  12!"      !         !!         !   " ! " ! !   $  ! (        

3(*              /012      !  /342      -  "    !         !                "$      

$      $  -  -   3 5     01     -  -  /)2$ -  /)2$    /)2  ) -         $  !       "     1  )  )$           !     "     -        56   $       5$                 5-   $   -   "    !  " !        7 (*8

c 978-1-4799-1585-9/13/$31.00 2013 IEEE

1           " $   "                34 -          !  579   *:8     !    5      - 34    -                9 ;    ! "  1  $  "             $         " ! !  34 1  ) $   /92     !    -  -   -            <      ;     /$ - 9$-   

   9$ ;  -  2   ;     " -       !   -    71"   *)8$ 7= *)8$ 7% *>8$ 7   *>8           !   #      -  !      ?     -  ";   ; 6  0  $      ;                  34     !               "       "           7 *'8  7   (* 8  1  7   (*8$  ;                            @=3   /           52 - "  1   $   -  !            ! "              ;       - 5"            -                     ;       ; !  

                      5 1 7A *:8$  ;               $        !       "        $-! -  B   

          1  7A  ()8$     "   -9  $  ;         -  !             ;         -  !    5"   " 

184

2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)

185

186

2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)

   -        6  # $      7= *08      -       #        3 +$      "       7%*>8$7  *>8         -   ;     "          $#  -        5        1        -         "   $ - -  

          -  $   -    -      !   -         -         - B     $ #       "     -   ,

  /  2  7  /  $ # 2  " 8 /

 $ # 

2  " !     $ #

-  "            "   59  "    

  $"    " "       "  $     "    5      -     ! #    !      -                  # $ #    $      " *$ " ($ " )$  " 0  -  F  #  (-     -   -          $ "  !             "    ! "     $      -      -   "    ? ( ) 0 +

3( #    * ( ) +* ' )* 0* & )* )* F (* (* > (*

0 > > > >

     - 5  % #&$  '$ -      % &$  ($ % &$  ) % &$  $ % &$    % &$  *   #    !        % &$  $  % &$      % &$   D "  "  -      - "        1  # $      +,#, , ,$- .+$ -      -   !   -      )* -      5 -       !   - "    5 #      -   "      "              5"             5     5     -        5-         5  1   

 $   -       - "       B  $    

 -   -5 -          -         3!         -           !    

       !        #$      5      $    -              5     /  "     2    -      - $ -  "  #     5$       "    5              ;         #  - $   $    !   "           -           -   -  " 

6(12!" 7  #   -         1G*)   5 79    *)8  !          1G*)   5   0   5      "      "        1G*)  5  )      0  5 

( ) 0 + > F & '

4( 0?  5  " (  " )  " 0 :>0 F:> ))F )()F (*)0 F:> :0&:( 0+0:) ))'(* B()&(* 0+0:) ))'(* :0&:( B()&(* 0+0:) >()>*> :0&:( B()&(* >'F&(* :0&:( B()&(* >'F&(* >()>*> :0&:(

 " + )'( ))F (*)0 )()F ))'(* ))F ))'(* 0+0:)

  !                 - $   7= *08 -     -  D -      #       -            /  -      02$      -           #   "         /  -      +2       - -     '  #     

  " $  " -    !      -   0)$ +'$  F+       5            5 $ -   " *  " ( 

      ($         

          )    5 !!     1    0  +$   -    0   (   '-    -  1H*)   5     " 

  - -    )     /  5 "2          -     -    D   -                - /$   -     2$      -               -   

2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)

187

( #      6# 

(

)

0

+

>

F

 3 "

 D; -E 

* "   3 3 "

 D; -E 

* "   4 3 "

 D; -E 

5  3 "

 D; -E 

3 " D;

8 

 -E 

(0)0+0

FF+(:)

FF+(:)

(****I

(0)0+0

FF+(:)

FF+(:)

(****I

(0)0+0

(0)0+0

FF+(:)

FF+(:)

(****I

0>&&>&

0>&&>&

0>&&>&

(F(((>'

(F(((>'

(****I

0>&&>&

0>&&>&

0>&&>&

0>&&>&

(F(((>'

(F(((>'

(****I

0>&&>&

0>&&>&

0>&&>&

0>&&>&

(F(((>'

(F(((>'

(****I

(0(+&F:

(>))'*F

(>)F>)>

(>0')*+

(>000+>

'00F'):

'))F('+

:'F&I

:)((0F

(*+)F+*

(*)+')&

(*F'*0F

(*F)F+:

F>::)):

FF&'F'*

(*()*I

<   ? - 

0&''&

>0&''&

0>&&>&

0>&&>&

'

0)

0:F(*>*

0'>(>+>

(0(+&F:

'

+'

0>F&+(&

0F&**F'

:)((0F

(

'

F+

00+*>F>

0+&&'0(

F:>*FF

F:>*FF

'()0('

&:>:('

'00>+:

'()(+0

>F'(+:'

>&'*:>'

(*(&>I

'

0)

F&F0:'+

F&F0:'+

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

(&(F)F:'

(&(F)F:'

(****I

'

+'

F&F0:'+

F&F0:'+

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

(&(F)F:'

(&(F)F:'

(****I

'

F+

F&F0:'+

F&F0:'+

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

(&(F)F:'

(&(F)F:'

(****I

'

0)

:)00:>+

:>&'+F&

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

(:F0)FF'

(::&&('(

(*(&>I

'

+'

:)00:>+

:>&'+F&

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

(:F0)FF'

(::&&('(

(*(&>I

'

F+

:)00:>+

:>&'+F&

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

0+FF)0'

(:F0)FF'

(::&&('(

(*(&>I

'

0)

0*0''&((

0*0''&((

)):&0)*F

)):&0)*F

)0(F)>>)

)0F::0&(

)+&*0:)*

)0F::0&(

(*())'0':

(**&F*F>:

::>+I

'

+'

))F)&:>+

))F)&:>+

(>)()++:

(>)()++:

(&()F'')

(>'*'F&(

(&))::*>

(>''0F'F

&)(:&(:*

F:>0)&F*

:F0(I

'

F+

)*0>()0:

)*0>()0:

():0>&0+

():0>&0+

(0*)+)+'

(0+'F:):

(0*)+)+'

(0+'F:):

>:00>+F:

F*)F*'0(

(*(>FI

!

(**:>I

6( #    6# 

(

)

0

+

>

F

!

188

<   ? - 

++($)*(*

7= *08 =$ 3@$  A 9   $ C!        3D$C"*/0  %  1/   $>):>0'$)**) 71"  *)8 1"  $4$@ 5  "$ A9   $C       9  D;     3"  $C 2 / 3   % 4  %!   5   23%%5$4('$)(0)0*$ )**)

7*'8$%$ $@ 5  "$ %$L  9  D;             3DM$ "* / 0* 1/*  1    $  )())('$ )**' 7% *>8 %$ K$  $ C      3"    ,  3 !"$C 033 "*  1      % ! ; $ 4 (>)$ 1 ($   F&'($ A  )**>

2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)

189

Suggest Documents