76.1 Overview ............................................. 1452 76.2 Type-1 and Type-2 Fuzzy Controllers ..... 1454 76.3 Host Technology .................................. 1457 76.4 Hardware Implementation Approaches . 1458 76.4.1 Multiprocessor Systems .............. 1458 76.4.2 Implementations into FPGAs ...... 1459 76.5 Development of a Standalone IT2FC ...... 1461 76.5.1 Development of the IT2 FT2KM Design Entity............................. 1462 76.6 Developing of IT2FC Coprocessors .......... 1466 76.6.1 Integrating the IT2FC Through Internal Ports............................ 1466 76.6.2 Development of IP Cores ............ 1466 76.7 Implementing a GA in an FPGA ............. 1468 76.7.1 GA Software Based Implementations ...................... 1469 76.7.2 GA Hardware Implementations ... 1469 76.8 Evolving Fuzzy Controllers .................... 76.8.1 EAPR Flow for Changing the Controller Structure .............. 76.8.2 Flexible Coprocessor Prototype of an IT2FC ................................ 76.8.3 Conclusion and Further Reading .
1470 1471 1472 1474
References................................................... 1475 guage, using a multiprocessor system and a highlevel language, and combining both methods. We explain how to use the IT2FC developed in VHDL as a standalone system, and as a coprocessor for the FPGA Fusion of Actel, Spartan 6, and Virtex 5. We present the methodology and two new proposals to achieve evolution of the IT2FC for FPGA, one for the static region of the FPGA, and the other one for the reconfigurable region using the dynamic partial reconfiguration methodology.
Part G | 76
The interest in research and implementations of type-2 fuzzy controllers (T2FCs) is increasing. It has been demonstrated that these controllers provide more advantages in handling uncertainties than type-1 FCs (T1FCs). This characteristic is very appealing because real-world problems are full of inaccurate information from diverse sources. Nowadays, it is no problem to implement an intelligent controller (IC) for microcomputers since they offer powerful operating systems, high-level languages, microprocessors with several cores, and co-processing capacities on graphic processing units (GPUs), which are interesting characteristics for the implementation of fast type-2 ICs (T2ICs). However, the above benefits are not directly available for the design of embedded ICs for consumer electronics that need to be implemented in devices such as an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGAs), etc. Fortunately, for T1FCs there are platforms that generate code in VHSIC hardware description language (VHDL; VHSIC: very high speed integrated circuit), C++, and Java. This is not true for the design of T2ICs, since there are no specialized tools to develop the inference system as well as to optimize it. The aim of this chapter is to present different ways of achieving high-performance computing for evolving T1 and T2 ICs embedded into FPGAs. Therefore, we provide a compiled introduction to T1 and T2 FCs, with emphasis on the wellknown bottle neck of the interval T2FC (IT2FC), and software and hardware proposals to minimize its effect regarding computational cost. An overview of learning systems and hosting technology for their implementation is given. We explain different ways to achieve such implementations: at the circuit level using a hardware description lan-
