Digital Design Using Verilog

69 downloads 222 Views 514KB Size Report
Feb 4, 2005 ... Digital Design Using Verilog. ) begin modulebeta(clk,reset,irq,… Input[31:0] mem_data; endm odule. If(done)$finish;. Figures by MIT OCW.
Digital Design Using Verilog always @(posedge clk) begin

assign pcinc = pc + 4;

+4

+

6> 0:1 : 0 : ) Z 15:0 T(< X S C: 0 ) 1 (C XT EL 4*S AS +4+ Z PC IRQ gic A Lo ol ntr Co L N SE UF PC SEL AL 2 RA L E AS EL BS SEL WD FN U AL Wr RF WE EL S WA

1

2 RA 2 RD

WERF

WD WE

1

0

EL BS Wr R/W WD ory em ta M Da RD r Ad

B U AL

+4 PC

01

2

EL WDS

e n dm o d ul e

PC

A

m o du l

00

(

0

e b eta

1

; data em_

2

1> 5:2 : 5:1 0 :

Suggest Documents