Low Power Design of Standard Cell Digital VLSI Circuits

96 downloads 1513 Views 725KB Size Report
delay gates instead of buffer insertion achieved 52% savings in average power consumption. H ence we demonstrated that our low power standard cell design ...


 

                !"#    %$  &  ')( *,+.-/+)012143563/143878+

3:9=@?BAC?D?BE>F GHAI9B9]N=yVCV Q ] J#1 P KanŒ‹ŽpAC?B;W[ Q ]>A‘…‹d3/` PMQ [ Q V Q ] J Q s s P Kygh=@J’FWk

Z=\[r' P E>]>?.[^AxSM_db Z=\[rqW= P ?i=\k “ Sc9K@[^VC=@JN`h=@G~=@]W9

Suggest Documents