(Microsoft PowerPoint - Continuous Verification with EDA Simulator ...

4 downloads 101 Views 743KB Size Report
Aug 5, 2009 ... Use three cases to do co-simulation: – MATLAB test bench. – MATLAB component. – Bidirectional cosimulation with Simulink. • Benefits of Link ...
2009/8/5

Continuous Verification with EDA Simulator Link Tools Wayne Chen [email protected]

Agenda • Introduction for Chip Design Flow • What is Link for EDA Tools • Use three cases to do co-simulation: – MATLAB test bench – MATLAB component – Bidirectional cosimulation with Simulink

• Benefits of Link for EDA Tools

2

1

2009/8/5

Chip Design Flow • Hardware Description Languages (HDL) are used by chip designers to create their designs. • Verilog and VHDL are HDLs. • HDL simulators are used to verify correct functionality of the HDL. System Design

Timing Simulation

HDL Design Functional Simulation

HDL Synthesis

Mask Making

Physical Design 3

ASIC/FPGA Design Flow Beings In HDL.

Simulate RTL

Synthesis

Din

Dout

Clock Reset

Physical Design

4

2

2009/8/5

What Are The Pains? Solutions? • Engineers need to verify that ASIC/FPGA implementations correctly match their system specifications.

y=f(x)

Link

• Using the Link for EDA Tools, these engineers can co-simulate their MATLAB and Simulink designs with equivalent Verilog and VHDL. 5

What Is Link For EDA Tools?

Incisive® Link for EDA Tools Discovery ®

• Fast, bidirectional cosimulation interface between MATLAB and Simulink, and EDA Tools. 6

3

2009/8/5

Three Use Of Cases 1. MATLAB test bench (design block-oriented) • •

MATLAB code drives an HDL entity in the HDL Simulator MATLAB code analyzes the results of the HDL entity

2. MATLAB component (design block-oriented) • •

MATLAB code replaces an HDL entity in the HDL Simulator HDL Simulator drives MATLAB function and uses result

3. Bidirectional cosimulation with Simulink (system-oriented) • •

Simulink as a test bench environment for Mentor ModelSIM Simulink models can replace HDL entities in the Simulator

MATLAB® As a Test Bench •

Block under test is an HDL implementation running in the HDL simulator.



MATLAB is the “system” simulation environment.



MATLAB drives and analyzes the implementation.

ModelSim Simulator

EDA Simulator Link MQ

Use Mentor ModelSIM  Waveforms  Etc.

Connects the environments

The full power of MATLAB:  Function code  Subjective/objective analysis Statistical analysis, etc. Toolboxes Custom tools Scopes, viewers, etc.  Good-enough and range

4

2009/8/5

Algorithm Development Using MATLAB And EDA Simulator Link MQ 

Verification environment is HDL Simulator

Use Case 2: MATLAB component



Block is modeled by MATLAB





Typical uses: 

Broken block



Unfinished block



Top-level entity is HDL M-code is executable specification of a “to-be-coded-in-HDL” algorithm HDL Simulator

HDL Simulator  Alternate algorithm  

Speed up slow block

Full power of MATLAB available

Using Simulink And EDA Simulator Link MQ

10

5

2009/8/5

Benefits Of Link For EDA Tools

Incisive Link for EDA Tools Discovery

• HDL co-simulation and hardware design verification in MATLAB and Simulink • Co-simulate and verify VHDL and Verilog from MATLAB and Simulink – with your HDL simulations running in ModelSim/Incisive/Discovery • Mixed-Language Simulation in Simulink – m (MATLAB), C/C++, and now: VHDL + Verilog 11

MathWorks Links To HDL Simulators • EDA Simulator Link MQ v2.6 (Mentor ModelSIM) • EDA Simulator Link IN v2.4 (Cadence Incisive) • EDA Simulator Link DS v2.1 (Synopsys Discovery)

12

6

2009/8/5

7