Document not found! Please try again

Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines

0 downloads 0 Views 1MB Size Report
machines (FSM's) with gated clocks relies on efficient algo- called guarded evaluation. rithms for .... be taken in detecting and eliminating timing violations that may arise when ... the FSM, when the machine does not perform state or output transitions. ... not propagate to the AND gate when the global clock is high. Moreover ...

Suggest Documents